Recently, new applications using Magnetic Tunnel Junction (MTJ)-based logic, where nonvolatile storage elements are distributed over a CMOS logic-circuit plane, has been studied [1] [2] [3] . However, the fabrication of high-performance MTJs on CMOS circuits has not been straightforward because of the roughness of the CMOS circuit plane. MTJs integrated in CMOS circuits must satisfy the following three points: (1) MTJ must be write by a standard MOSFET with low power consumption, and (2) resistance of MTJ and the Tunnel Magneto-Resistance (TMR) ratio must be large enough for the sensing scheme of a standard CMOS logic. Here, TMR ratio is defined as (R AP -R P )/R P , where high resistance R AP and low resistance R P are the resistance at anti-parallel (AP) and parallel (P) configurations of the free and fixed layers, respectively. (3) The size of an MTJ must be small for scaling and low-power consumption.
Introduction
Recently, new applications using Magnetic Tunnel Junction (MTJ)-based logic, where nonvolatile storage elements are distributed over a CMOS logic-circuit plane, has been studied [1] [2] [3] . However, the fabrication of high-performance MTJs on CMOS circuits has not been straightforward because of the roughness of the CMOS circuit plane. MTJs integrated in CMOS circuits must satisfy the following three points: (1) MTJ must be write by a standard MOSFET with low power consumption, and (2) resistance of MTJ and the Tunnel Magneto-Resistance (TMR) ratio must be large enough for the sensing scheme of a standard CMOS logic. Here, TMR ratio is defined as (R AP -R P )/R P , where high resistance R AP and low resistance R P are the resistance at anti-parallel (AP) and parallel (P) configurations of the free and fixed layers, respectively. (3) The size of an MTJ must be small for scaling and low-power consumption.
In this paper, the CMOS/MTJ integrated process technology with 0.14 m CMOS and 60x180nm 2 MTJ is described, and it is shown that the fabricated MTJ integrated on CMOS achieve excellent Write/Read performance for realizing MTJ-based logic.
Fabrication of CMOS/MTJ integrated IC
We fabricated MTJ on a CMOS logic-circuit plane with 4-Metal / 1-poly gate 0.14 m CMOS process technology. 
Performance of MTJ integrated on CMOS
In order to evaluate the performance of MTJ with Current Induced Magnetization Switching (CIMS), the DC and AC characteristics were measured. All measurements were performed at room temperature and without a magnetic field. R-I characteristic of the MTJ integrated in CMOS circuits, as shown in Fig.2 , shows the switching of magnetization by only current and hysteresis curve of the MTJ. TMR ratio of 138% is achieved with R AP of 3.63k and R P of 1.53k. I-V characteristic is measured as shown in Fig.3 and the normalized TMR ratio and output voltage (V = V x (R AP -R P )/R P ) are plotted in A/cm 2 can be driven by a standard MOS transistor, as drive current per gate width is typically 1mA/1m and size of fabricated MTJ is 60x180nm
2 . R AP of 3.63k is large enough in comparison with channel resistance of a MOS transistor of 200/1m channel length. Furthermore, since the TMR ratio of 138% is relatively high, good read margin would be obtained. The MTJ size of 60x180 nm 2 is comparable to the employed CMOS technology. Above all, our MTJ integrated in CMOS circuits has high enough performance to construct MTJ-based logic with CMOS circuit.
MTJ operation with CMOS circuit
We demonstrate the DC and AC operation of this MTJ with write transistors. Figure 7 shows the photograph of the fabricated MTJ with two write transistors. The pulse current is generated by these MOSFETs. The write pulse voltage applying to both Gate1 and Gate2 and the bias voltage between WD and WS are set to 1.5V and 1.0V, respectively, where WD, WS, Gate1 and Gate2 are shown in the inset of Fig.7 . Figure 8 shows the measured current flowing between WD and WS, and the write pulse voltage. As shown in Fig.8 , after 230ns when the write pulse is applied to Gate1/Gate2, current through the MTJ changed from 550A to 750A. At this timing, magnetization configuration changed from anti-parallel(AP) to parallel(P) by CIMS. Which demonstrate that the fabricated MTJs integrated on CMOS logic have excellent Write/Read performance.
Conclusions
In this paper, we have described the CMOS/MTJ integrated process technology; MTJs were fabricated on via metal with surface roughness of 0.3nm with 0.14m CMOS process and 60x180nm 2 MTJ process, as summarized in Table 1 . It is shown that the fabricated MTJ integrated on CMOS achieves enoughly Write/Read performance for realizing MTJ-based logic, as summarized in Table 2 . 
